Tuning synthesis flags to optimize implementation goals: performance and robustness of the LEON3 processor as a case study

Ilya Tuzov\textsuperscript{a,}\textsuperscript{*}, David de Andrés\textsuperscript{a}, Juan-Carlos Ruiz\textsuperscript{a}

\textsuperscript{a}ITACA, Universitat Politècnica de València, Campus de Vera s/n, 46022, Spain

Abstract

The steady growth in complexity of FPGAs have led designers to rely more and more on manufacturers’ and third parties’ design tools to meet their implementation goals. However, as modern synthesis tools provide a myriad of different optimization flags, whose contribution towards each implementation goal is not clearly accounted for, designers just make use of a handful of those flags. This paper addresses the challenging problem of determining the best configuration of available synthesis flags to optimize the designers implementation goals. First, fractional factorial design is used to reduce the whole design space. Resulting configurations are implemented to estimate the actual impact, and statistical significance, of each considered synthesis flag. After that, multiple regression analysis techniques predict the expected outcome for each possible combination of these flags. Finally, multiple-criteria decision making techniques enable the selection of the best set of synthesis flags according to explicitly defined implementation goals.

Keywords: synthesis options, implementation goals optimization, design space exploration, multiple regression analysis, multiple-criteria decision making.

\textsuperscript{*}Corresponding author

Email addresses: tuil@disca.upv.es (Ilya Tuzov), ddandres@disca.upv.es (David de Andrés), jcruizg@disca.upv.es (Juan-Carlos Ruiz)
1. Introduction

Design optimization is a common problem designers should face when dealing with complex digital designs. In addition to implementing the required logical function, designers must meet a number of different, and often conflicting, implementation goals, such as that the design should run at a given clock frequency (performance), take a given number of internal resources (utilization), run within a given power or energy budget (consumption), and provide a given grade of robustness [1].

Once the correctness of the functional specification is verified (usually through simulation), and due to the high complexity of modern FPGA devices, designers must rely on existing back-end tools to translate the HDL description of the design into a logical-level Field-Programmable Gate Array (FPGA) netlist (synthesis), map those logical elements to the actual physical device (placement), and interconnect those elements through the existing wiring (routing) [2]. Each of these back-end tools take as input the output from the previous stage, and applies a number of different optimizations to try to meet the desired implementation goals. Accordingly, as operating in a daisy chain fashion, the optimizations applied at the very first stage (the synthesis process) are critical towards meeting the required goals, as bad parametrization decisions will irremediably affect the rest of stages.

Due to its critical role in meeting the implementation goals, FPGA manufacturers and third party companies providing synthesis tools include a wide range of different optimization options suitable to different kind of devices, architectures, and scenarios. Nevertheless, far from alleviating the task of designers, the myriad of options available makes it very difficult to know the precise contribution of each one to a particular goal. Some options may have a greater impact in the implementation goals than others, some of them may have opposite effects, and most of them are never used because it is not clear enough what could rightly be expect from them [3].

Determining the best configuration of available synthesis flags for a given im-
plementation goals would require exploring the whole design space (all possible combinations of synthesis flags at different levels). FPGA manufacturers provide different tools for design space exploration, like Xilinx’s SmartXplorer [4] or Altera’s Design Space Explorer II [5], which perform several different implementations (changing the synthesis options) of the same design looking for the configuration that best meets the required implementation goals. Nevertheless, even when many-core machines or computer clusters can be used to perform the exploration in parallel, the time required to sweep the whole design space is prohibitive. For instance, considering that the 34 different synthesis options from Xilinx’s XST synthesizer could be set at just two possible levels, and the implementation and simulation of the design takes just 1 minute (very optimistic), exploring the whole design space (2^{34} configurations) will take roughly 32000 years running on a single-core machine.

Several works have dealt with the problem of design space exploration from different perspectives. For instance, a given architectural configuration for chip multiprocessor may required a couple of weeks to be simulated, so statistical simulation [6] or predictive modelling [7] are some of the proposed approaches to reduce that design space. Focusing on reconfigurable devices, evolutionary approaches were proposed in [8] to find a good solution in High-Level Synthesis with conflicting design objectives, [9] focused on the parametrization of soft-core processors through a greedy search method, and a calibration free algorithm for automatic optimization of design parameters was proposed in [10]. None of these works specifically focused on the parametrization of the synthesis, placement and routing processes, but on the architectural features of the designs to be implemented onto the reconfigurable device.

In this particular context, an approach based on machine-learning autotuning was presented in [11] to sample the parameter space and thus reduce the time devoted to the configuration search process. Nevertheless, although this approach, and those provided by FPGA manufacturers, may find a suitable configuration for the requested goals, the particular contribution of each selected option and their interactions are not accounted. Accordingly, designers are at
a loss when deciding how to configure the synthesis tool for each given design.

A very preliminary first step towards achieving this goal was taken at [12], which estimated the impact of different Xilinx’s ISE optimization options on the power consumption of different security algorithms. However, that study considered just 4 different options (only one of them was related to the synthesis process), and focused on just one primary goal (power consumption). In addition, the contribution of each particular parameter to that goal was not determined, just the difference between configurations.

This paper focuses on the challenging issue of estimating the actual contribution of each synthesis flag towards a particular implementation goal, and determining the best possible configuration of the synthesis options to meet a given set of goals. As the whole design space cannot be explored within reasonable timing limits, we present a methodology based on operational research methods that can be used to i) greatly reduce the design space (fractional factorial design), ii) determine whether each synthesis flag statistically significantly impact the given implementation goals (analysis of variance), iii) predict the expected result for any combination of the synthesis flag across the whole design space (linear regression and generalized linear regression), and iv) select the best possible configuration according to specifically stated implementation goals (multiple-criteria decision making). The feasibility and usefulness of this methodology is exemplified through a case study that considers how synthesis flags affect the performance and robustness properties of the LEON3 processor [13] implemented on a Virtex-6 FPGA, using Xilinx’s ISE Design Suite and XST synthesis tool.

The rest of the paper is organized as follows. Section 2 establishes the theoretical framework for the proposed study. Section 3 defines the method for tuning the synthesis options to optimize performance and robustness, and describes its implementation for the Xilinx ISE toolkit. Section 4 describes the target LEON3 processor model and the workload selected as case study. Section 5 analyzes all the obtained results from an statistical perspective, determining the precise impact of each factor according to a multiple linear regression
model, and determining the best possible configuration according to different optimization goals. Finally, Section 6 presents the main conclusions and future work.

2. Background: Design of Experiments and its Statistical Analysis

The problem behind getting the precise contribution of each synthesis option towards a given implementation goal (*screening*), and thus being able to determine the best configuration to meet this goal (*response surface*), can be analysed following a statistical design of experiments procedure. This procedure allows researchers to plan experiments so that the data obtained can be analysed to yield valid and objective conclusions [14].

2.1. Full and fractional factorial design

In particular, these problems usually require a *full factorial design*, in which every setting of every factor appears with every setting of every other factor. *Factors* \(X_i\) are those process inputs (in this case synthesis flags) that are deliberately changed to observe their effect on the *response variables* \(V_j\) (process outputs). Static properties of the design are directly estimated after its implementation, like resources utilization and minimum clock period, whereas dynamic properties, like dynamic power consumption, are estimated by simulating the design behaviour under a given workload. Likewise, robustness properties, like percentage of detected failures, are commonly assessed by the deliberately introduction of faults into design while running a given workload by means of simulation-based fault injection (SBFI) experiments. Consequently, estimating the response variables even for a single combination of factors settings is a very time-consuming problem, and the exploration of a full factorial design becomes unfeasible with increasing number of factors.

A selected subset of factors’ settings form a *fractional factorial design*, which can considerably reduce the design space and, thus, the time required to estimate the effect of those factors. The fractional factorial design of experiments
exploits two main principles [15] [16] to reduce the design space without affecting the validity of drawn conclusions: i) sparsity of effects, which states that the number of relatively important effects and interactions in a factorial design is small, and ii) hierarchical ordering, which states that lower order effects are more likely to be important than higher order effects, main effects are more likely to be important than interactions, and effects of the same order are equally likely to be important. The combinations of factors settings should be carefully chosen so the design is both balanced (the combination of factors settings for any group of factors have the same number of observations) and orthogonal (the effects of any factor balance out (sum to zero) across the effects of the other factors) [14]. Furthermore, it is necessary to take into account the resolution of the design, which describes the degree to which estimated main effects are aliased (or confounded) with estimated low-level interactions [17]. The resolution of a design is one more than the smallest order interaction that some main effect is confounded with. Accordingly, to precisely determine the contribution of each factor towards the implementation goals, a fractional factorial design with resolution IV should be considered, so main effects are not confounded among one another nor with any two-factor interaction.

Fractional factorial designs are commonly denoted as $I^K_1/P$, where $I$ is the number of possible settings (levels) of each factor, $K$ is the number of factors, $R$ is the resolution of the design, and $1/I^P$ is the size the fraction with respect to a full factorial design. According to [18], ‘two-level designs ($I = 2$) should be the cornerstone of industrial experimentation for product and process development, troubleshooting, and improvement.’ In fact, most synthesis flags present a dual nature (‘Yes/No’, ‘True/False’, ‘Enable/Disable’), whereas the rest can be modelled as a maximum and minimum threshold (‘0%/100%’), or assume a compromise subset of settings (‘Speed/Area’). Nevertheless, there exist some situations in which it could be necessary to consider factors at more than two levels (‘Normal/High/Fast’, for instance), at the cost of an even larger design space. If all factors are quantitative, then two-level designs with centre points should be employed [18]. Otherwise, existing algorithms, like the one proposed
2.2. Analysis of variance (ANOVA)

The analysis of variance (ANOVA) is used to determine whether there are significant differences between the means of two or more independent (unrelated) groups [14]. The null hypothesis to be tested is that there is no difference in the population means of the different levels of a given factor. This procedure splits the total variation in the response variable into a part due to random errors (sum of squares of error) and a part due to changes in the levels of the selected factor (sum of squares of treatment). The degrees of freedom are split in the same way, and are used to compute the mean square for treatments and errors. If the null hypothesis is true, then both mean squares estimate the same quantity and its ratio (F-test) should be close to 1. If the probability (p-value) of an $F$ value being greater than or equal to the observed value is less than or equal to the significance level ($\alpha$, usually 0.05), then the null hypothesis is rejected (meaning that setting a given factor to one level or another has a statistically significant impact in the response variable observed).

2.3. Linear and generalised linear regression

Regression analysis is a statistical technique that can be applied in this context to estimate the parameters of an equation relating a particular response variable to a set of factors. In such a way, it is possible to predict the value of the response variables for the whole design space even when only just a fraction has been actually explored. A linear regression model assumes that the relationship between the response variable and the factors is linear ($y = \beta_0 + \beta_1 X_1 + \ldots + \beta_n X_n$) [20]. The coefficient of determination ($R^2$) explains the proportion of the variance in the response variable that can be explained by the factors, i.e. how well the model fits the data (values for the response variable obtained through the fractional factorial design). In case the linear regression model does not adequately fit the data, then a more complex generalized linear regression
model can be used. The generalized linear regression is a generalization of the
general linear model that can be used to predict responses for both variables
with discrete distributions or which are not linearly related to the predictors.

2.4. Multiple-criteria decision making (MCDM)

Multiple-criteria decision making (MCDM) methods provide a way for struc-
turing complex problems and considering multiple, and usually conflicting, cri-
teria to make more informed and better decisions [21]. As it is the case when
implementing designs on reconfigurable devices, there is usually not a unique
optimal solution for problems involving multiple criteria, so it is necessary to
take into account the preferences of the decision maker (usually by weighting
the relative importance of each criterion) to differentiate between available solu-
tions. Different methods, each one with its own mathematical foundations, have
been developed along the years, such as the Weight Sum Model (WSM) and the
Weight Power Model (WPM) [22], the Analytic Hierarchy Process (AHP) [23],
the VišeKriterijumska Optimizacija I Kompromisno Resenje (VIKOR) [24], or
the Technique for Order of Preference by Similarity to Ideal Solution (TOP-
SIS) [25]. Any of these methods could be used to determine the best possible
configuration of synthesis flags according to explicitly defined implementation
goals.

3. Tuning synthesis options: proposed method and its actual imple-
mentation

All the previously described statistical techniques are the cornerstones of
the proposed method, whose flowchart is depicted in Figure 1. It comprises
two basic phases: implementation (phase 1) and analysis (phase 4). Simulation
(phase 2) and fault injection experiments (phase 3) are executed only in case of
considering implementation goals related to dynamic properties and robustness,
respectively. Additionally, a preceding preparatory phase is defined to design
the experiments to run.
The proposed method has been implemented for the Xilinx ISE Design Suite [26], providing a detailed experimental procedure and a tool, which performs fractional factorial experiments in an automated way. Although most implementation tools are vendor-specific, they follow a quite similar design flow, thus the proposed implementation may be adapted to different toolkits. Implementation and simulation phases are executed in parallel in a multi-core machine, whereas simulation-based fault-injection experiments are executed in a grid-based computing system to achieve the maximum speed-up for the whole procedure.
3.1. Design of experiments

The main purpose of the preparatory phase is to define a fractional factorial design for the set of synthesis options (factors) selected among those available in the given synthesis tool (Xilinx’s XST, in our case).

As previously explained, it is preferable to consider factors at just two levels due to existence of efficient analysis techniques and a greater reduction of the space to explore. Since our first goal is to estimate the precise contribution of each factor towards the implementation goals, the resolution of the experiment should be at least $IV$ (the effects of the main factors are not confounded with any two-factor interactions). Resulting fractional factorial design for $K$ two-level factors with resolution $IV$ is denoted as $2^{K-P}_{IV}$, and consists of a $K \times 2^{K-P}$ table where each cell ($L_{c,i}$) defines the setting of each factor ($X_i$) at the given treatment combination ($c$) (referred to as configuration from now on). Predefined designs for up to 11 factors can be found in [27] and [18], whereas MATLAB’s Statistics and Machine Learning Toolbox [28] can be used to generate two-level fractional factorial designs with $2^{K-P}$ experiments and a given resolution using the Franklin-Bailey algorithm. For instance, a $2^{12-7}_{III}$ design can be obtained by running the MATLAB code from Listing 1.

```matlab
1  generators=frcactgen('a b c d e f g h i j k l',5,3);
2  [dff, confounding]=fract(x, generators);
```

Listing 1: Fractional factorial design generation with MATLAB

The resulting table is formatted and stored in a custom configuration file (*.xml) along with the set of options required for configuring and executing the rest of automated steps. This required information comprises the synthesis, map, place-and-route, and simulation tools command line options, the default clock period, the common source and destination directories, the fault models for the SBFI experiments, and maximum number of processes that could be executed in parallel, among other parameters.
3.2. Model implementation and static properties estimation

The implementation phase parses the custom configuration file to build an internal list of all considered configurations (rows of factors combinations in the table). A particular synthesis file (.xst) is generated for each configuration \( c \) according to the specified factor values \( L_{c,i} \), so as to properly configure the synthesis process (XST tool) for each defined experiment. The netgen tool is used to create the required post-synthesis netlists.

After that, a constraints file (.ucf) is generated to specify a new goal for the maximum clock period (initially that defined in the configuration file) for that particular configuration. Then, in sequential order, the translate, map, and par tools are run to obtain the final implementation of the system on the target FPGA. Their particular reports are checked to detect any problem in the implementation process.

If no problem is detected, the trce (static timing) tool is executed to obtain a timing analysis report (.twr). This report is analysed to determine whether the clock constraints are met. If this is the case, the maximum clock period constraint is decreased by a parametrizable \( \delta_{clk} \) factor. Otherwise, the maximum clock period constraint is increased by \( \delta_{clk} \). This implementation process is rerun until no gain in clock frequency is found, thus the maximum possible clock frequency for that particular configuration is reached. Finally, the post-map and post-par netlists are created using the netgen tool.

The estimations of those response variables related to static properties of the implementation of each configuration \( V_{ST} \), like resources utilization and clock frequency, are retrieved from implementation (.par) and timing (.twr) reports respectively.

3.3. Model simulation for dynamic properties estimation

The simulation phase is required to estimate those response variables related to dynamic properties of the system \( V_{dyn} \), like power consumption. To do so, the resulting implementation-level netlist must be included into the test
environment and compiled to obtain the simulation model, which should be simulated under a representative workload.

First the workload settings are tuned according to the timing report for each particular configuration, and a simulation executable file is generated by means of the *fuse* tool. The commands required to monitor the switching activity of the system are included into a simulation script (*isim.cmd*), and the simulation time is scaled with respect to the finally attained clock frequency. The *testbench_isim_par.exe* executable file runs the simulation.

The resulting switching activity interchange format file (*.saif*) is fed to the *xpwr* tool to obtain an estimation of the dynamic power consumption in the resulting log file.

### 3.4. Fault injection for robustness properties estimation

The estimation of those response variables related to the robustness, or dependability in general, of the system (V\textsubscript{DEP}) requires the simulation of the system both in absence and in presence of faults. Simulation-based fault injection (SBFI) [29] has been selected as a suitable technique, among the wide range of techniques existing nowadays, as it provides the best observability and repeatability of experiments, which is critical when deploying the very same experiments for different configurations. Accordingly, it is necessary to take into account the structural differences between implementations to ensure that the same faults are injected at same points at the same time during the simulation.

Each implementation-level netlist is parsed according to the naming convention of the selected synthesis tool (Xilinx’s XST) to identify the common set of primitives (as defined in the vendor library) across all configurations (see Figure 2). As considering FPGAs as implementation targets, Flip-Flops (FFs) and Look-Up Tables (LUTs) are generally selected as suitable fault injection points, although other components like DSP or BlockRAM units could be also considered.

Resulting sets of common and complementary fault injection points are used to build an experiment specification file for each configuration. Each fault in-
projection points is assigned a fault model, forced value, injection instant, duration and observation time. The values assigned for elements within the common set are exactly the same for all configurations, ensuring the introduction of exactly the same faults. The clock period for the simulation is set up according to the maximum clock frequency reported for each configuration, thus the timing of all simulation processes is scaled according that value.

Prepared SBFI experiments are now executed in order to compare the behaviour of the system in presence and absence of faults. The execution of the experiments is controlled by means of a set of TCL scripts including commands for the selected simulator (Mentor Graphics’ Model [30] in our case) to inject faults and monitor the system, like force, change, or examine. Observations collected for each experiment (state of the system according to internal signals, like FFs outputs) at given observation times are stored in observation dump files.
Once all observation dumps are collected they are compared with the reference one to identify four different failure modes that are generic enough to be applied to any system under study: i) masked fault, when outputs are correct and no errors (incorrect internal state) are observed at the end of observation interval, ii) latent faults, when outputs are correct but an erroneous internal state is observed (it may produce a failure later if extending the execution period), iii) signalled failure, when outputs are incorrect and the system raises an error flag (notifies the detection of the failure), and iv) silent data corruption (SDC), in case of failure not signalled by the system.

The result of this sensitivity analysis process is an estimation of the rates of these failure modes, the distribution of errors across the design hierarchy, and the fault to failure latency.

3.5. Analysis of results

Once the values $M_{c,j}$ for all response variables ($V = V_{ST} \cup V_{DYN} \cup V_{DEP}$) are available, the last phase that takes place is analysis, which includes the analysis of variance (ANOVA), building a regression model, and multi criteria decision making.

The ANOVA procedure is used to determine whether each considered factor (synthesis flag) statistically significantly contributes to each implementation goal. As previously stated, this is the case when the obtained p-value is below the significance level (usually 0.05). Those p-values can be easily computed by the MATLAB’s Statistics and Machine Learning Toolbox [28], as depicted in Listing 2.

```matlab
1 Tdata = readtable('Data.xlsx', 'Sheet', 1);
2 T = Tdata(:, {'X1', 'X2', 'X3', 'MyResponseVariable'});
3 anovan(T.(3), [T.X1, T.X2, T.X3], 'model', 'linear',
4     'varnames', {'X1', 'X2', 'X3'});
```

Listing 2: N-way analysis of variance for testing the effects of multiple factors on the mean of a response variable using MATLAB: (1) Reading data from an Excel file, (2) selecting data related to 3 factors and one response variable, and (3) computing the ANOVA
All obtained data can be also used to compute a regression model to predict the value of the response variables for any setting of synthesis options. The statistical significance of the obtained model should also be assessed, checking the p-value to be less than the significance level (usually 0.05). Likewise the coefficient of determination $R^2$ denotes the proportion of the variance in the response variable that can be explained by the factors.

This proposal first makes use of a linear regression model and, in case the quality of that model is considered insufficient to predict the responses (an $R^2$ threshold should be defined), a more complex generalized linear model is computed instead. This approach has been implemented using the MATLAB’s Statistics and Machine Learning Toolbox [28], as shown in Listing 3. The procedure is iteratively applied, changing the starting model for the setpwise regression from ‘linear’ to ‘interactions’.

```
1  Fit=fitlm(T,'linear', 'ResponseVar', MyResponseVariable');
2  if Fit.Rsquared.Ordinary < threshold
3      Fit=stepwiseglm(T,'linear', 'ResponseVar', 'MyResponseVar');
4      if Fit.Rsquared.Ordinary < threshold
5         Fit=stepwiseglm(T,'interactions',
6             'ResponseVar', 'MyResponseVar');
7      end
8  end
```

Listing 3: Building an increasingly complex linear regression model until the coefficient of determination is above a given threshold using MATLAB

Finally, the expected values of each response variable for the whole set of $2^K$ possible synthesis configurations are computed, thus enabling to determine the best synthesis options configuration according to given implementation goals. In the particular case of implementing designs on FPGAs, those implementation goals are usually conflicting as increasing the clock frequency is likely to increase also the dynamic power consumption. In such cases, when there is no information about the particular preferences of the designer, it is sufficient to provide the Pareto optimal set (or Pareto frontier). It consists of all those
configurations in which it is impossible to improve a response variable without making worse another one. As no subjective information is provided, all of those configurations are considered a good solution towards optimizing the implementation goals.

However, if the designer provides her preferences about which implementation goal is more important than other (usually in the form of weights), then it is possible to estimate the best configuration of synthesis options according to different multi-criteria decision making (MCDM) methods. Although several different MCDM methods exists, this works focuses on the Weighted Sum Method (WSM) [22] to combine the different response variables into a single score accounting for the quality of the implementation according to the designer’s goal. It must be noted that, in case of dealing with response variables expressed in different units, it is necessary to normalize (usually between 0 and 1) the predicted values prior to computing the WSM. In this case, Equation 1 can be used to normalize predicted response variables according to whether they should be interpreted as the-higher-the-better values, like clock frequency, or the-lower-the-better ones, like dynamic power consumption. Equation 2 shows how to compute the final score $S$ according to the weights ($\omega$) defined by the designer for each predicted response variable after normalization ($V^{*'}$).

$$V^{*'} = \begin{cases} 
\frac{V^{*}}{V^{*}_{\text{MAX}}}, & \text{if the-higher-the-better response variable} \\
\frac{V^{*}_{\text{MIN}}}{V^{*}}, & \text{otherwise}
\end{cases}$$

(1)

where:

$V^{*}_{\text{MAX}}$: maximum $V^{*}$ across all configurations

$V^{*}_{\text{MIN}}$: minimum $V^{*}$ across all configurations

$$S = \sum_{i=1}^{M} \omega_i \times V^{*'}_i$$

(2)

where:

$M$: number of response variables
The configuration obtaining the highest score will be that optimizing the implementation goal according to the designer’s preferences.

3.6. Summary

The proposed method makes use of commonly used statistical techniques to determine the actual contribution of each synthesis flag towards the final implementation goals taking into account static and dynamic properties of the system, including robustness related ones. The defined procedure can also compute the best possible configuration of these flags according to the designer’s preferences. This whole process has been automated, as depicted in Figure 3, to work under Xilinx’s ISE Design Suite, Mentor Graphics’ ModelSim, and MATLAB, although it can be adapted to use other manufacturers tools.

4. Case Study: implementing a LEON3 processor on a Virtex-6 FPGA

The case study selected to show the feasibility of the proposed approach consists in finding the actual contribution of a set of selected synthesis flags from Xilinx’s XST tool, and which is their best configuration, towards the final clock frequency, dynamic power consumption, number of FFs and LUTS used, and robustness when implementing a LEON3 processor on a Virtex-6 FPGA (6vcx240tf784-2). This section details the different configuration parameters required for running the experimentation.

4.1. Factors

The Xilinx’s synthesis tool (XST) [31] provides 72 different options grouped into three categories: synthesis options, HDL options, and Xilinx specific options. Due to space limitations and to show the generality of the proposed approach, only those options commonly found in most state of the art synthesis tools have been selected as factors for experimentation. For instance, the effort the tool devotes to the synthesis process is defined by the -opt_level, -name SYNTHESIS_EFFORT, -map_effort, and -effort parameters in the Xilinx’s XST, Intel’s Quartus Prime, Synopsys’ Design Compiler, and Cadence’s
Encounter RTL Compiler, respectively. It must be noted that this does not limit the applicability of the proposed approach, which can take into account any available option indistinctly, when considering the implementation of a given design in a particular technology using specific tools.

The following list describes each of the selected factors, labelled from $X_1$ to $X_9$, its considered two levels (low/high), and its default value (in bold) when running a synthesis process with XST.

$X_1$ *Optimization Goal: Speed / Area.* This factor specifies the global optimization goal for the design. *Speed* reduces the levels of logic to achieve higher clock frequency, whereas *Area* reduces the total amount of logic used for design implementation. Faster circuits require more parallelism (increased utilization) but, as mentioned in [3], second-order effects of the FPGA implementation may produce unexpected effects. To prevent effects caused by FPGA utilization close to 100% a device with appropriate capacity should be selected for experimentation.

$X_2$ *Optimization Effort: Normal / High.* States the synthesis optimization level effort. *Normal* implies optimization by means of minimization and algebraic factoring algorithms, whereas *High* performs additional optimizations tuned to the selected device architecture. An existing third level (*Fast*) has not been considered as it just turns off some optimizations with the goal of minimising the synthesis runtime.

$X_3$ *Power Reduction: No / Yes.* Set to *Yes* optimizes the design to consume as little power as possible. As mentioned in [31], using that option may have a negative impact on the final overall utilization and performance.

$X_4$ *Keep Hierarchy: No / Yes.* Specifies whether the design units should be merged across the hierarchy. It simplifies post-synthesis simulation/verification, while potential negative effects in utilization and consumption could be expected. The third possible value (*Soft*) has not been considered, as it behaves as *Yes* but without enforcing this value to the rest of
implementation processes (place and route).

\(X_5\) *Safe Implementation: No / Yes.* Specifies whether the implementation of Finite State Machines (FSM) will automatically recover from any illegal states. This option is associated with *FSM Encoding Algorithm*, which is set to the default *Auto* level. As recovery logic is introduced, an increase in device utilization and robustness could be expected.

\(X_6\) *Resource Sharing: False / True.* Determines whether to share arithmetic operator resources. Although it usually involves creating additional multiplexing logic to select between factorized inputs, a reduction in device utilization could be expected.

\(X_7\) *Register Duplication: False / True.* Specifies whether to replicate registers to control registers fanout, thus improving performance. A minor increase in device utilization is expected.

\(X_8\) *Equivalent Register Removal: False / True.* Determines whether flip-flops that are equivalent or have constant inputs are removed. This increases the fitting success because of the logic simplification implied by the flip-flops elimination. Opposite effects than *Register Duplication* should be expected.

\(X_9\) *LUT Combining: No / Area (default is Auto).* Merges LUT pairs with common inputs into single dual-output LUT6 to improve design utilization. It may decrease performance. *Area* performs the maximum possible combining, whereas *No* disables combining. The third possible value for this particular factor (*Auto*), which looks for a trade-off between performance and utilization, has not been considered in favour of the two more aggressive alternatives.

It must be noted that, as the goal is to precisely determine the impact of each factor on the response variables, the options for the rest of processes involved in the implementation process (*translate*, *map* and *place-and-route* in Xilinx’s ISE design flow) have been set to their default value.
4.2. Response Variables

Implementation goals that can be directly estimated after the target design is placed and routed, and that could be dependent on the synthesis options selected, include \textit{maximizing performance}, and \textit{minimizing utilization} and consumption.

As FPGAs are inherently synchronous systems, the \textit{performance} of any implemented design is usually estimated by means of the \textit{maximum clock frequency} (MHz) (or minimum clock period (ns)) attainable. The timing analysis tools provided by the manufacturer (Xilinx’s Timing Analyzer [32]) will be used to estimate this variable.

Estimating the device \textit{utilization} through a single variable, after implementing the target design, is not so easily done when considering FPGAs as the underlying implementation technology. For instance, Xilinx’s Map Report gives a precise account of the \textit{number of flip-flops} (FFs) and \textit{look-up tables} (LUTs) used to implement the sequential and combinational logic, respectively, of the design. The precise contribution of each variable to the final goal should be defined before running the experimentation.

There are two different variables that contribute to the total \textit{power consumed} by the implemented design, the static and the dynamic power consumption. Synthesis options are very unlikely to have any impact on the static power consumption, as it mainly depends on the selected target device. So this study will just consider the effect of synthesis options on the \textit{dynamic power consumption}, which makes reference to the additional power consumed due to the switching activity in the implemented design. Xilinx’s XPower tool [33] provides a full report for both types of power consumption.

Implementation goals related to robustness are estimated by means of a sensitivity analysis of the results obtained after the execution of SBFI experiments. Resulting response variables include the previously defined rates of four failure modes (masked fault, latent fault, signalled failure and silent data corruption) for each type of fault targets and fault model. Accordingly, targeting only FFs (sequential logic) and LUTs (combinational logic), and selecting only two mod-
els of permanent faults (stuck-at-1, stuck-at-0) and a single model of transient fault (bit-flip applicable only to sequential logic), will provide a set of 20 response variables. Although these variables are estimated separately, they are all joined together into a single score for each considered failure mode.

4.3. Fractional Factorial Design

Even though the number of considered factors has been reduced to just 9, it will take $2^9 = 512$ different configurations to run a full factorial design experiment. Accordingly the $2^{9-4}$ fractional factorial design defined in [27], and listed in Table 1, has been selected to reduce the total number of configurations to just 32 while maintaining all the required properties. The low- and high-level for each factor has been coded as 0 and 1, respectively. In such a way, each configuration can be easily identified by a single vector with each bit set to the corresponding level of the 9 considered factors. For instance, configuration 0 is represented by {000001111}, stating that factors $X_1$ to $X_5$ should take a low level, whereas factors $X_6$ to $X_9$ should take a high level.

4.4. LEON3 Processor Model

LEON is a family of 32-bit processors compliant with the SPARC V8 architecture, whose fault-tolerant version is used as the European Space Agency (ESA) standard microprocessor. The third generation of this widely used soft core processor, LEON3 [13], is fully customizable from a single-core without cache and MMU minimal configuration up to 16-core AMP/SMP high-performance assembly. Its full source VHDL model is distributed under the GNU GPL license.

The general-purpose LEON3 configuration selected for this case study is presented in Figure 4. The single-core assembly includes a 7-stage pipelined integer unit, data and instruction caches, and a register file consisting of 8 windows of 16 registers each. The boot image is loaded from main PROM, whereas a UART is used as debugging interface.
Table 1: Proposed $2^{9-4}$ fractional factorial design, with low and high levels coded as 0 and 1, respectively.

<table>
<thead>
<tr>
<th>Factors</th>
<th>X_1</th>
<th>X_2</th>
<th>X_3</th>
<th>X_4</th>
<th>X_5</th>
<th>X_6</th>
<th>X_7</th>
<th>X_8</th>
<th>X_9</th>
</tr>
</thead>
<tbody>
<tr>
<td>Config.</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>9</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>11</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>12</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>13</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>14</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>15</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>17</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>19</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>20</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>21</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>22</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>23</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>24</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>25</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>26</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>27</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>28</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>29</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>30</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>31</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Default: 0 0 0 0 0 1 1 1 Auto

Just to notice the complexity of this processor, the flattened post place-and-route model for those configurations with Keep Hierarchy = No consists of 1 .vhd and 1 .sdf file (as expected), but those configurations with Keep Hierarchy
Yes present a total of 173 .vhd and 88 .sdf files.

4.5. Workload

In order to obtain an accurate estimation of the dynamic power consumption and robustness properties, a realistic workload has been defined for the target model. This workload, and adaptation of the basicmath automotive benchmark from the MiBench benchmark suite [34], performs several matrix multiplications. The program, developed in C, fills the matrices with pseudo-randomly generated 32-bits integers to produce outputs in the full 32-bits range. Results are stored in SRAM memory and written to the standard output (debugging UART interface), which is in turn forwarded to the simulator console.

4.6. Fault Injection and Observation Targets

The IU3 Integer Unit has been selected as the target for fault injection in this case study. As the HDL model is implemented on an FPGA device, all used FFs and LUTs have been selected for injecting faults into the sequential and combinational logic of the design, respectively. Table 2 lists the minimum/maximum number of elements targeted (configuration-dependent), the considered fault models, the number of experiments for each fault model and target, and the injection interval with respect to time required to run the workload. It must be noted that, in the case of bit-flips, 3 experiments are performed, and with a wider injection interval, as their impact is very dependent on the time they are injected.

The list of observation points, which defines the state vector captured during observation, has been defined to be able to determine whether a failure has occurred and the internal state of the target integer unit. In particular, it includes all the registers from the integer unit, the register file from the processor, and the memory area storing the output of the workload.
Table 2: Configuration of fault injection experiments

<table>
<thead>
<tr>
<th>Entity</th>
<th>Number of targets</th>
<th>Fault models</th>
<th>Experiments per target</th>
<th>Injection interval</th>
</tr>
</thead>
<tbody>
<tr>
<td>FFs</td>
<td>832/840</td>
<td>stuck-at-1</td>
<td>1</td>
<td>[0.1 : 0.5]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>stuck-at-0</td>
<td>1</td>
<td>[0.1 : 0.5]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>bit-flip</td>
<td>3</td>
<td>[0.1 : 0.7]</td>
</tr>
<tr>
<td>LUTs</td>
<td>1692/1820</td>
<td>stuck-at-1</td>
<td>1</td>
<td>[0.1 : 0.5]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>stuck-at-0</td>
<td>1</td>
<td>[0.1 : 0.5]</td>
</tr>
</tbody>
</table>

5. Results

The previously described experimental procedure was applied on the selected target processor and workload. The values obtained for response variables $V_1 - V_4$ (performance, consumption, utilization of FFs and LUTs) for each configuration are listed in Table 3, whereas estimations of response variables $V_5 - V_{24}$ (robustness properties) are listed in Table 4. These tables also list the best and worst observed values as a reference for comparison between the default and selected configurations.

From Table 3, it can be easily seen that considered factors do not have a great impact on FFs utilization ($V_4$, with a 3.44% of improvement between best and worst observations), whereas the rest of considered response variables present a large room for improvement across selected configuration (ranging from 24.86% to 48.42%).

In the case of robustness properties (see Table 4), this improvement depends on the selected fault model and target. For FFs this improvement is higher when injecting bit-flips (2.92% – 13.72%, across all four failure modes) than when injecting stuck-at faults (0.46% – 5.60% for stuck-at-0, 0.69% – 1.94% for stuck-at-1). For stuck-at faults injected into LUTs this improvement ranges between 8.61% – 14.63% for stuck-at-0 and 5.8% – 19.8% for stuck-at-1.

Table 5 joins together information related to the ANOVA and linear regression processes. On the one hand, each factor has been tested for its statistical
Table 3: Observed values for performance, consumption and utilization (response variables $V_1 - V_4$).

<table>
<thead>
<tr>
<th>Config.</th>
<th>Performance</th>
<th>Consumption</th>
<th>Utilization</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>clk. freq. (MHz)</td>
<td>dyn. power (mW)</td>
<td>Flip-Flops</td>
</tr>
<tr>
<td>0</td>
<td>111.570</td>
<td>127.81</td>
<td>3570</td>
</tr>
<tr>
<td>1</td>
<td>111.173</td>
<td>145.12</td>
<td>3622</td>
</tr>
<tr>
<td>2</td>
<td>117.730</td>
<td>142.92</td>
<td>3634</td>
</tr>
<tr>
<td>3</td>
<td>105.396</td>
<td>139.87</td>
<td>3559</td>
</tr>
<tr>
<td>4</td>
<td>125.078</td>
<td>148.81</td>
<td>3598</td>
</tr>
<tr>
<td>5</td>
<td>100.412</td>
<td>128.09</td>
<td>3622</td>
</tr>
<tr>
<td>6</td>
<td>117.716</td>
<td>137.83</td>
<td>3661</td>
</tr>
<tr>
<td>7</td>
<td>105.419</td>
<td>137.64</td>
<td>3559</td>
</tr>
<tr>
<td>8</td>
<td>125.078</td>
<td>150.55</td>
<td>3661</td>
</tr>
<tr>
<td>9</td>
<td>100.341</td>
<td>133.21</td>
<td>3559</td>
</tr>
<tr>
<td>10</td>
<td>133.404</td>
<td>152.45</td>
<td>3598</td>
</tr>
<tr>
<td>11</td>
<td>105.731</td>
<td>129.74</td>
<td>3622</td>
</tr>
<tr>
<td>12</td>
<td>125.063</td>
<td>145.55</td>
<td>3633</td>
</tr>
<tr>
<td>13</td>
<td>100.351</td>
<td>128.86</td>
<td>3559</td>
</tr>
<tr>
<td>14</td>
<td>117.716</td>
<td>142.85</td>
<td>3571</td>
</tr>
<tr>
<td>15</td>
<td>105.352</td>
<td>142.24</td>
<td>3622</td>
</tr>
<tr>
<td>16</td>
<td>117.716</td>
<td>142.29</td>
<td>3668</td>
</tr>
<tr>
<td>17</td>
<td>100.341</td>
<td>126.08</td>
<td>3658</td>
</tr>
<tr>
<td>18</td>
<td>111.235</td>
<td>131.70</td>
<td>3665</td>
</tr>
<tr>
<td>19</td>
<td>111.297</td>
<td>138.69</td>
<td>3681</td>
</tr>
<tr>
<td>20</td>
<td>117.994</td>
<td>140.67</td>
<td>3694</td>
</tr>
<tr>
<td>21</td>
<td>111.433</td>
<td>140.64</td>
<td>3658</td>
</tr>
<tr>
<td>22</td>
<td>117.855</td>
<td>133.60</td>
<td>3673</td>
</tr>
<tr>
<td>23</td>
<td>105.352</td>
<td>136.70</td>
<td>3681</td>
</tr>
<tr>
<td>24</td>
<td>125.125</td>
<td>143.07</td>
<td>3677</td>
</tr>
<tr>
<td>25</td>
<td>100.160</td>
<td>128.73</td>
<td>3681</td>
</tr>
<tr>
<td>26</td>
<td>111.371</td>
<td>123.65</td>
<td>3701</td>
</tr>
<tr>
<td>27</td>
<td>105.519</td>
<td>139.57</td>
<td>3657</td>
</tr>
<tr>
<td>28</td>
<td>111.185</td>
<td>125.30</td>
<td>3664</td>
</tr>
<tr>
<td>29</td>
<td>105.396</td>
<td>140.18</td>
<td>3681</td>
</tr>
<tr>
<td>30</td>
<td>117.772</td>
<td>138.80</td>
<td>3688</td>
</tr>
<tr>
<td>31</td>
<td>105.574</td>
<td>136.30</td>
<td>3657</td>
</tr>
<tr>
<td>Default</td>
<td>125.282</td>
<td>145.10</td>
<td>3641</td>
</tr>
<tr>
<td>Best value</td>
<td>133.404</td>
<td>123.65</td>
<td>3571</td>
</tr>
<tr>
<td>Worst value</td>
<td>100.160</td>
<td>152.45</td>
<td>3604</td>
</tr>
</tbody>
</table>
Two of the more surprising cases is that the response variables, but that this impact is not enough to be considered statistically significant for each response variable. Those factors that statistically significantly impact each response variable (p-value < 0.05) are in bold typeface.

Surprisingly, some factors do not contribute significantly to any response variable. It must be noted that this does not mean they do not impact somehow the response variables, but that this impact is not enough to be considered statistically significant for this case study.

Table 4: Observed values (%) for robustness (response variables V₃ – V₂₄).
Table 5: Estimators ($\beta_{i,j}$) accounting the impact on the response variable $V_j$ of a high level on factor $X_i$. Those with a statistically significant impact are in bold typeface.

<table>
<thead>
<tr>
<th>Factors</th>
<th>$X_1$</th>
<th>$X_2$</th>
<th>$X_3$</th>
<th>$X_4$</th>
<th>$X_5$</th>
<th>$X_6$</th>
<th>$X_7$</th>
<th>$X_8$</th>
<th>$X_9$</th>
<th>Intercept</th>
<th>$R^2$</th>
<th>$R^2_{adj}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clk. freq. (MHz)</td>
<td>$V_1$</td>
<td>-14.023</td>
<td>0.376</td>
<td>-0.220</td>
<td>0.464</td>
<td>-2.013</td>
<td>2.449</td>
<td>-1.562</td>
<td>-0.486</td>
<td>-5.531</td>
<td>122.236</td>
<td>0.799</td>
</tr>
<tr>
<td>Dyn. power (mW)</td>
<td>$V_2$</td>
<td>-3.512</td>
<td>0.599</td>
<td>0.538</td>
<td>0.162</td>
<td>-4.223</td>
<td>0.461</td>
<td>-3.713</td>
<td>-1.409</td>
<td>-8.128</td>
<td>147.133</td>
<td>0.516</td>
</tr>
<tr>
<td>Flip-Flops</td>
<td>$V_3$</td>
<td>-18.825</td>
<td>0.290</td>
<td>-0.750</td>
<td>0.500</td>
<td>72.125</td>
<td>-0.250</td>
<td>-4.375</td>
<td>-43.125</td>
<td>-0.125</td>
<td>38.365</td>
<td>0.921</td>
</tr>
<tr>
<td>LUTs</td>
<td>$V_4$</td>
<td>-338.488</td>
<td>-62.563</td>
<td>-29.643</td>
<td>-57.188</td>
<td>-71.188</td>
<td>-5.938</td>
<td>17.908</td>
<td>-0.563</td>
<td>-72.938</td>
<td>882.875</td>
<td>0.941</td>
</tr>
<tr>
<td>M</td>
<td>$V_5$</td>
<td>0.016</td>
<td>0.000</td>
<td>0.001</td>
<td>-0.001</td>
<td>-0.001</td>
<td>0.000</td>
<td>0.000</td>
<td>-0.004</td>
<td>-0.045</td>
<td>0.000</td>
<td>10.248</td>
</tr>
<tr>
<td>Flip-Flops</td>
<td>L</td>
<td>$V_{6}$</td>
<td>-0.086</td>
<td>0.000</td>
<td>0.004</td>
<td>-0.004</td>
<td>-0.004</td>
<td>0.000</td>
<td>0.000</td>
<td>-0.004</td>
<td>-0.400</td>
<td>0.000</td>
</tr>
<tr>
<td>Stick-at-1</td>
<td>S</td>
<td>$V_7$</td>
<td>0.106</td>
<td>0.068</td>
<td>0.026</td>
<td>0.004</td>
<td>0.004</td>
<td>0.023</td>
<td>-0.026</td>
<td>0.013</td>
<td>0.009</td>
<td>20.740</td>
</tr>
<tr>
<td>SDC</td>
<td>$V_8$</td>
<td>-0.041</td>
<td>-0.068</td>
<td>-0.031</td>
<td>0.001</td>
<td>-0.059</td>
<td>-0.023</td>
<td>0.031</td>
<td>0.298</td>
<td>-0.008</td>
<td>41.120</td>
<td>0.861</td>
</tr>
<tr>
<td>M</td>
<td>$V_{9}$</td>
<td>0.036</td>
<td>0.001</td>
<td>0.009</td>
<td>0.009</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.000</td>
<td>-0.009</td>
<td>-0.326</td>
<td>0.001</td>
<td>38.023</td>
</tr>
<tr>
<td>Flip-Flops</td>
<td>L</td>
<td>$V_{10}$</td>
<td>0.017</td>
<td>0.001</td>
<td>0.002</td>
<td>0.002</td>
<td>-0.002</td>
<td>-0.001</td>
<td>0.000</td>
<td>-0.026</td>
<td>0.001</td>
<td>13.113</td>
</tr>
<tr>
<td>Stick-at-0</td>
<td>S</td>
<td>$V_{11}$</td>
<td>-0.259</td>
<td>0.030</td>
<td>0.016</td>
<td>0.014</td>
<td>-0.001</td>
<td>0.015</td>
<td>0.016</td>
<td>0.000</td>
<td>0.000</td>
<td>9.353</td>
</tr>
<tr>
<td>SDC</td>
<td>$V_{12}$</td>
<td>0.201</td>
<td>-0.030</td>
<td>-0.009</td>
<td>-0.021</td>
<td>-0.006</td>
<td>-0.015</td>
<td>0.009</td>
<td>0.245</td>
<td>0.000</td>
<td>39.520</td>
<td>0.869</td>
</tr>
<tr>
<td>M</td>
<td>$V_{13}$</td>
<td>0.166</td>
<td>0.146</td>
<td>0.239</td>
<td>0.384</td>
<td>-0.394</td>
<td>-0.245</td>
<td>-0.055</td>
<td>-0.192</td>
<td>-0.175</td>
<td>75.499</td>
<td>0.318</td>
</tr>
<tr>
<td>Flip-Flops</td>
<td>L</td>
<td>$V_{14}$</td>
<td>-0.039</td>
<td>0.025</td>
<td>0.001</td>
<td>-0.016</td>
<td>0.019</td>
<td>0.005</td>
<td>0.011</td>
<td>0.045</td>
<td>0.010</td>
<td>7.362</td>
</tr>
<tr>
<td>Bit-Flip</td>
<td>S</td>
<td>$V_{15}$</td>
<td>-0.111</td>
<td>0.024</td>
<td>-0.056</td>
<td>-0.064</td>
<td>0.119</td>
<td>0.044</td>
<td>0.029</td>
<td>0.009</td>
<td>0.021</td>
<td>3.737</td>
</tr>
<tr>
<td>SDC</td>
<td>$V_{16}$</td>
<td>-0.013</td>
<td>-0.197</td>
<td>-0.144</td>
<td>-0.292</td>
<td>0.233</td>
<td>0.194</td>
<td>0.038</td>
<td>0.131</td>
<td>0.146</td>
<td>12.926</td>
<td>0.337</td>
</tr>
<tr>
<td>M</td>
<td>$V_{17}$</td>
<td>-2.133</td>
<td>-0.284</td>
<td>0.019</td>
<td>0.015</td>
<td>0.671</td>
<td>-0.078</td>
<td>-0.044</td>
<td>-0.014</td>
<td>0.030</td>
<td>21.456</td>
<td>0.952</td>
</tr>
<tr>
<td>LUTs</td>
<td>L</td>
<td>$V_{18}$</td>
<td>0.425</td>
<td>0.134</td>
<td>-0.053</td>
<td>0.036</td>
<td>-0.314</td>
<td>0.111</td>
<td>-0.030</td>
<td>-0.221</td>
<td>0.085</td>
<td>6.075</td>
</tr>
<tr>
<td>Stick-at-1</td>
<td>S</td>
<td>$V_{19}$</td>
<td>0.470</td>
<td>0.310</td>
<td>0.016</td>
<td>0.005</td>
<td>0.429</td>
<td>-0.080</td>
<td>0.003</td>
<td>0.034</td>
<td>-0.013</td>
<td>19.183</td>
</tr>
<tr>
<td>SDC</td>
<td>$V_{20}$</td>
<td>1.238</td>
<td>-0.177</td>
<td>0.016</td>
<td>0.016</td>
<td>-0.796</td>
<td>0.027</td>
<td>0.039</td>
<td>0.154</td>
<td>-0.103</td>
<td>51.282</td>
<td>0.627</td>
</tr>
<tr>
<td>M</td>
<td>$V_{21}$</td>
<td>-1.876</td>
<td>-0.312</td>
<td>-0.027</td>
<td>0.327</td>
<td>0.273</td>
<td>-0.056</td>
<td>0.003</td>
<td>-0.169</td>
<td>0.154</td>
<td>40.356</td>
<td>0.994</td>
</tr>
<tr>
<td>LUTs</td>
<td>L</td>
<td>$V_{22}$</td>
<td>0.016</td>
<td>-0.034</td>
<td>-0.007</td>
<td>0.121</td>
<td>-0.066</td>
<td>0.076</td>
<td>0.021</td>
<td>0.103</td>
<td>0.011</td>
<td>4.425</td>
</tr>
<tr>
<td>Stick-at-0</td>
<td>S</td>
<td>$V_{23}$</td>
<td>-0.064</td>
<td>0.022</td>
<td>-0.033</td>
<td>0.129</td>
<td>0.191</td>
<td>0.029</td>
<td>0.041</td>
<td>-0.054</td>
<td>-0.064</td>
<td>6.971</td>
</tr>
<tr>
<td>SDC</td>
<td>$V_{24}$</td>
<td>1.927</td>
<td>0.293</td>
<td>0.047</td>
<td>0.577</td>
<td>-0.198</td>
<td>-0.047</td>
<td>-0.066</td>
<td>0.123</td>
<td>-0.098</td>
<td>48.244</td>
<td>0.821</td>
</tr>
</tbody>
</table>

Failure modes: M - Masked fault, L - Latent fault, S - Signalled fault, SDC - Silent Data Corruption
GL - Generalized linear regression

power consumed at all. The Keep Hierarchy ($X_4$) option was supposed to negatively impact the final implementation, but it seems this is not the case, and it even slightly improves the robustness properties for stuck-at-0 at LUTs (reduces the rate of silent data corruption $V_{24}$ and improves fault masking $V_{21}$). Both Resource Sharing ($X_6$) and Register Duplication ($X_7$) have no noticeable impact either, but this could be more easily attributed to the particular architecture of the selected target processor.

Likewise, it is interesting to note that only two factors affected the maximum clock frequency of the implementation: Optimisation Goal ($X_1$) (which was expected) and LUT combining ($X_9$). The dynamic power consumption is surprisingly only affected by LUT combining ($X_9$). These two synthesis options ($X_1$ and $X_9$) also significantly impact the total number of LUTs used to imple-
ment the design, which seems quite logical in this case. **Safe Implementation** ($X_5$) with **Optimization Goal** ($X_1$) and **Equivalent Register Removal** ($X_8$), also impact the final number of FFs.

No factor seems to impact significantly the robustness when considering the occurrence of bit-flips. This could either mean that some other synthesis flags excluded from this case study may have an influence on this response variable, or that due to the particular architecture of the selected processor no synthesis flag can really affect it.

On the other hand, Table 5 lists the whole set of estimators and intercept computed for each response variable. Those estimators define a multiple linear regression model in which the relationship between the response variable and the factors is linear ($y = \text{Intercept} + \sum_{i=1}^{9} \beta_i X_i$). For some response variables the initially computed linear model provided a poor fit ($R^2 < 0.5$), whereas for some others it was insufficiently accurate ($R^2 < 0.9$) to precisely predict the response variable. In these case, the generalized linear model has been computed, taking into account interactions of factors, which fitted the data really well for all configurations ($R^2$ ranges between 0.839 and 0.998). Resulting regression models (linear or generalized linear) statistically significantly predict the response variables for considered factors, meeting the required $p$-value $< 0.05$. It must be noted that the produced generalized linear models used between 2 and 34 terms, that is why the whole set of estimators and equations have not been included in this paper. Just as an example, the linear regression model for estimating the number of FFs is shown in Equation 3 and the generalized linear regression model for estimating the clock frequency is shown in Equation 4.

\[
\text{FFs} = 3636.375 - 18.025X_1 + 0.25X_2 - 0.75X_3 + 0.5X_4 \\
+ 72.125X_5 - 0.25X_6 - 4.375X_7 - 43.125X_8 - 0.125X_9 \quad (3)
\]
Clock Frequency = 123.82 + 2.4487X_6 − 5.5307X_9 − 6.5274X_1X_4 \\
+ 6.7499X_1X_5 + 6.7684X_5X_7 \quad (4)

Using the obtained regression models the expected values of the response variables has been computed for the whole set of \(2^9\) possible synthesis configurations. This information is very useful to quickly determine the best synthesis options configuration to meet a given implementation goal. When considering several implementation goals, a multi-objective optimization may be conducted, identifying a Pareto optimal solutions (improving a certain goal is only possible at the expense of other goals). Figure 5 represents a Pareto frontier optimizing two response variables: dynamic power consumption and clock frequency. The dots represent the 512 configurations and the connected dots indicate the best trade off between minimizing the power consumption and maximizing the clock frequency. However, it does not explain which of those solutions should be selected, as there is no indication about the designer’s preferences. Likewise, when optimizing response variables \(V_1 \cdots V_4\), Pareto optimality provides a total of 182 possible solutions, and since all of them are equally good in the absence of clearly defined preferences, the designer is at a loss when making a decision.

MCDM techniques in general, and the weighted sum method (WSM) used in this case study in particular, can be used to define how the estimated value for each response variable should be aggregated according to provided preferences. In such a way a single score could be obtained to determine the best possible synthesis flags configuration to optimize the given implementation goals.

Table 6 lists how weights have been distributed among response variables according to different implementation goals. These goals include maximizing one of the variables, combining all but giving a higher priority to one of them, or equally distributing the weights among all of them for a balanced design. This goals could be understood as sample profiles in absence of actual requirements provided by a designer. Each designer should adjust those weights according to her particular preferences. It must be noted that utilization has been con-
sidered to consist of both the number of FFs and LUTS, so they share the utilization weight. Response variables representing the same failure mode for different fault models and targets have been considered equally important (with no priority for any of those variables). Accordingly, in Table 6 each failure mode is listed as an aggregate value of five corresponding response variables.

For instance, the weight for the rate of masked faults $\omega_5$ is divided between variables $V_5, V_9, V_{13}, V_{17}$ and $V_{21}$ in equal parts.

For each one of the defined goals, the best and worst configurations maximizing and minimizing, respectively, the score under the WSM are also listed. For instance, to maximize the clock frequency it is required to set a high level for $\textit{Keep Hierarchy (X}_4\textit{)}$ and $\textit{Resource Sharing (X}_6\textit{)}$, while keeping all other options at low level, and to minimize utilization all synthesis options should be set at high level, except for $\textit{Safe Implementation (X}_5\textit{)}$ and $\textit{Register duplication (X}_7\textit{)}$.

Likewise, the score computed for the default configuration of Xilinx’s XST tool is also provided, including its quality with respect to the whole range of scores for the 512 possible configurations. It is worth commenting that this default configuration seems to be clearly oriented towards achieving the highest possible clock frequency, and it also provides relatively high results in fault
masking and availability. Nevertheless, this default configuration behaves very poorly in terms of utilization and power consumption, as its score is in the lowest 32% and 30%, respectively, for all possible configurations. It also provides poor result in terms of signalling failures (22%), which also negatively affects the safety (48%). Accordingly, designers focusing on improving the device utilization, power consumption and safety should not rely on the options provided by default.

6. Conclusions

In spite of the critical importance of synthesis options towards meeting the defined implementation goals, designers are usually at a loss when trying to determine which options, from the myriad available, have any impact on their target designs. Due to poor documentation, and the enormous amount of time required to explore the whole design space, only a small fraction of all these options are actually used.

This work addresses this problem by defining a method for determining the best possible configuration of synthesis options to meet a given set of goals. First of all, the design space is reduced by defining a fractional factorial design, making actually feasible the experimentation for a large set of synthesis flags. The execution of these experiments comprises three consecutive phases: i) implementation of designs according to defined configurations, providing the estimation of static properties such as clock frequency and utilization, ii) simulation of implemented designs to estimate the dynamic properties, like dynamic power consumption, and iii) simulation-based fault injection followed by sensitivity analysis to estimate the robustness properties. The analysis of variance processes the responses of those experiments to determine whether each synthesis flag statistically significantly impacts the given implementation goals. By means of multiple regression analysis the expected results are predicted for any combination of the synthesis flags across the whole design space. Finally, multiple-criteria decision making techniques are exploited to select the best pos-
sible configuration according to specifically stated implementation goals. The implementation of the proposed method targeting Xilinx ISE Design Suite, has been fully automated, taking advantage of parallel processing on PC and Grid-based computing system to speed-up the whole experimental process.

Main results obtained, when taking the LEON3 processor as a case study, show that only six out of nine considered options statistically significant impact the defined implementation goals: five options impacting the robustness, four options impacting utilization, and just a single option has a significant impact on clock frequency and power consumption. This could point to the existence of a large set of synthesis options that are only useful for very particular cases. Furthermore, the default options for Xilinx’s XST tool are clearly defined to achieve the highest possible clock frequency, at the expense of getting a poor device utilization, power consumption and safety. The conducted study also supports the hypothesis that the robustness can be improved by just properly configuring the synthesis tool.

Although the LEON3 processor could be considered representative of embedded microprocessors for critical-systems, our future work focuses on extending this analysis to target a whole set of benchmark designs considered representative of different types of circuits. In such a way, drawn conclusion could be generalized instead of being dependent on the considered case study. Likewise, this analysis could be further extended to determine the actual impact of the whole set of options from both synthesis and the rest of implementation processes (map, place, and route). What is more, beyond determining the precise contributing of each option towards the implementation goals, this procedure could also be used to locate hidden or unknown interactions between options belonging to different processes (like a given synthesis option interacting with a routing option) and/or tools (particular interactions between tools from different vendors which may affect the final implementation).
Acknowledgements

This work has been partially funded by the Ministerio de Economía, Industria y Competitividad de España under grant agreement no TIN2016-81075-R, and the “Programa de Ayudas de Investigación y Desarrollo” (PAID) de la Universitat Politècnica de València.

References


High-Level Synthesis Using Solution Modeling and Fitness Inheritance, pp. 701–723.


URL http://www.itl.nist.gov/div898/handbook/


URL https://www.mentor.com/products/fv/modelsim/


Figure 3: Flowchart of the proposed approach implemented for Xilinx ISE Design Suite
Figure 4: LEON3 target configuration and test environment.

Figure 5: Pareto frontier indicating optimal solutions for minimizing dynamic power consumption and maximizing clock frequency