

矽奈米元件物理

SILICON NANOMETER DEVICES AND PHYSICS

Introduction to Semiconductor


Outline

- ❑ **Introduction to the Semiconductor**
- ❑ **How does Semiconductor Work?**
- ❑ **Si Wafer Orientation**

What is a Semiconductor?


3

- Semiconductor is the core material for modern Integrated Circuit (IC) industries.




Integrated Circuit (IC) 積體電路


- An integrated circuit (IC) is a set of electronic devices on the top of a small flat Silicon(Si) wafer.
- ✓ Many transistors on one **chip**.
- ✓ Less power consumption being small in size.
- ✓ No soldering. Good reliability & performance.
- ✓ Handling limited power




Intel®300 mm wafer with
45 nm shuttle test chips



Discrete Circuits




Integrated Circuits



MOS Transistor (MOSFET)

5



MOSFET=MOS Field-Effect Transistor



- “**Transistor**” is a combination of the terms “transconductance” and “variable resistor”.
- A transistor is a **3 terminal** electronic device made of semiconductor material.

What is a MOS transistor (MOSFET)?

- Transistors have the ability to behave as an electrically **controlled on/off switch** to perform the foundational logical computations in a computer.
- Transistors have many uses, including **amplification**, **switching**, voltage regulation, and the modulation of signals.



What is a Semiconductor?

- Semiconductors are materials with electrical conductivity (σ) caused by the flow of free electrons or holes.
 - ✓ With free electrons/holes and external stimulation (_____), semiconductors are conductors and current can be generated.
 - ✓ Without free electrons/hole and external stimulation, semiconductors are insulators.
- To introduce more electrons or holes, a technique called ‘doping’ is required.

Classification of Material

Electrical Conductivity: σ ($\Omega\text{-m}$)⁻¹

METALS

conductors

Silver

6.8×10^7

Copper

6.0×10^7

Iron

1.0×10^7

CERAMICS

Soda-lime glass

10^{-10} - 10^{-11}

Concrete

10^{-9}

Aluminum oxide

$<10^{-13}$

SEMICONDUCTORS

Silicon

4×10^{-4}

Germanium

2×10^0

GaAs

10^{-6}

semiconductors

POLYMERS

Polystyrene

$<10^{-14}$


Polyethylene

10^{-15} - 10^{-17}

insulators

Energy Band Diagram (E,x)

9




4A

Element	Atomic number	Band gap (eV) E_g		Melting point ($^{\circ}\text{C}$)
Carbon	6	5.30	Insulator	3800
Silicon	14	1.12	Semiconductor	1417
Germanium	32	0.66	Semiconductor	937
Tin (α -Sn)	50	0.08	Metal	232

Definition of Energy Bands

12



Fermi energy (E_F) :
energy of the highest
filled state at **0 K**

- **Valence band** (filled): highest occupied energy levels at **0 K**, E_v
- **Conduction band** (empty): lowest unoccupied energy levels, E_c

Outline

- Introduction to the Semiconductor
- **How does Semiconductor Work?**
- Si Wafer Orientation

Semiconductors Types

□ Intrinsic semiconductors:

- ✓ Pure material, no intentional impurities.
- ✓ Number of **electrons** = Number of **holes** ($n = p$)
- ✓ Relatively high resistivity.


□ Extrinsic semiconductors:

- ✓ Intentional addition of controlled amounts of specific atoms to **enhance the conductivity by changing the carrier concentrations**.
- ✓ When we add impurities to semiconductors, we call the impurities as **dopants** and the process is called **doping**.

Elements Used in Semiconductor

Acceptor Dopant		Semiconductor		Donor Dopant	
Group 3 (p-type)		Group 4		Group 5 (n-type)	
Boron (B)	5	Carbon	6	Nitrogen	7
Aluminum	13	Silicon (Si)	14	Phosphorus (P)	15
Gallium	31	Germanium	32	Arsenic (As)	33
Indium	49	Tin	50	Antimony (Sb)	51


Covalent Bonds in Silicon Crystal



Silicon atoms share valence electrons to form insulator-like bonds

Free Electrons (e^-) in n-type Si


Donor atoms (5A element) provide excess electrons to form n-type Si.



Free Electrons in n-type Si

16



- A group V element, such as P atom is added into Si. 4 of valence electrons contribute to the covalent bonding, **leaving the 5th electron loosely bound (~ 0.05 eV) to P atom**, referred as a donor electron.
- **Donor** atoms provide excess **electrons** to form **N-type silicon**.



Free Electrons in n-type Si

17

- The energy level E_d is the **energy state of donor impurity**.
- If a small amount of energy, such as thermal energy, is added to the donor electron, it can be elevated into CB, leaving behind a positively charged P ion.
- **Donor atoms** can add electrons to contribute the CB current, without creating holes in VB.



n-Type Semiconductor


18

- $E_d \ll E_g$ (band gap energy)
 - ✓ Usually, For Si: $E_d < 0.1 \text{ eV}$, $E_g = 1.12 \text{ eV}$

- At room temperature, the thermal energy available is sufficient to excite large numbers of electrons from donor states (E_d) to the CB:
 - ✓ Very few electron-hole pairs
 - ✓ $n \gg p$ (electron is **majority** carrier)
 - ✓ Called **n-type semiconductor**


Flow of Electrons in Copper Wire

19




Flow of Free Electrons in N-type Si

20



Free Holes (h^+) in P-type Si




Acceptor atoms provide a deficiency of electrons to form P-type silicon.

Free Holes in p-type Silicon

22

- A group **IIIA (3A)** element, such as B atom is added into Si. One of the covalent bonds around each dopant atom is deficient in an electron, leaves an empty **hole** that an electron can move into.
- **Acceptor atoms** provide excess **holes** to form **P-type Si**.



Free Holes in p-type Silicon

23

- Excess holes locate in a **acceptor state (E_a)** close to the bottom of the band gap. When an electron fills the acceptor state, a hole is left in the valence band
- Each excitation **accept a electron** to the conduction band; This type of dopant is called a **acceptor**.




Figure 4.7 | The energy-band diagram showing (a) the discrete acceptor energy state and (b) the effect of an acceptor state being ionized.

p-Type Semiconductor


24

- $E_A \ll E_g$ (band gap energy)
 - ✓ Usually, For Si: $E_a < 0.1$ eV, $E_g = 1.12$ eV

- At room temperature, the thermal energy available is sufficient to excite large numbers of electrons from VB to the acceptor states (E_A):
 - ✓ Very few electron-hole pairs
 - ✓ $p \gg n$ (hole is **majority** carrier)
 - ✓ Called **p-type semiconductor**

Flow of Holes in P-type Si

25






Outline

- Introduction to the Semiconductor
- How does Semiconductor Work?
- **Si Wafer Orientation**

Miller Indices of Crystal Planes

27




Miller Indices (h k l) plane
Equivalent planes {h k l}



- Find the **intercepts** of the plane with x, y, and z axes. (1 ∞ ∞)
- Take the **reciprocals** of the intercepts (1/1 1/ ∞ 1/ ∞) = (1 0 0)
- Multiply the **lowest common denominator** (1 0 0)

(1 0 0) Si Wafer

- CMOS fabrication are typically used **(1 0 0) wafer** due to the low oxide/Si interface trap density and the highest electron mobility.
- For the **NMOS**, **electrons** have the highest mobility in the conventional **(100) plane**, and both **[100]** and **[110] directions** of the current flow are equivalent.




[1 1 0] Notch


Orientation-Dependence Mobility

29

- Q1. Which transistors are located in the correct direction?




ED-2004, Vol. 51, No.10, p. 1621, 2004




$\langle 110 \rangle$ Notch

2D & 3D Field Effect Transistor


30




Planar FET



FinFET



**Intel 32 nm
2D**



**Year: 2016
Intel 22 nm
3D**

M. Bohr, "The Evolution of Scaling from the Homogeneous Era to the Heterogeneous Era," IEDM 2011, Page(s): 1.1.1 - 1.1.6


FinFET (3D Field Effect Transistor)

31

- Q1. Which plane is benefit for NMOS and PMOS, respectively?


□ 網址參考:

<https://www.youtube.com/watch?v=REWakvpXTxg>



Top plane



Sidewall



FinFET (3D Field Effect Transistor)


34

- Intel 22 nm device technology is based on 3D FinFET. The channel layer of this structural is a fin-shaped (Fin) silicon channel.
- When it is turned on, the current is parallel to the surface of the wafer. The gate is symmetrically sandwiched between the front and back of the channel, so that both ends of the channel are controlled by the gate.



Revolutionary Evolution of Transistor

Transistor Innovations Enable Technology Cadence




➤ **Intel** announces a major breakthrough in microchips: the world's first 3-D transistors in mass production. The transition to 3-D continues the pace of technology advancement, **fueling Moore's Law for years to come.**

Because of off-leakage control,

Planar \rightarrow Fin \rightarrow Nanowire

Channel is wrapped by Gate from all sides.


Gate-All-Around (GAA)





Gate-All-Around Structure (Samsung)

35

- The **Gate-All-Around (GAA)** can be either really small (**nanowire**) or wider (**nanosheet**), with multiple stacked wires or sheets **increasing the effective width** of the transistor when it comes to **drive current metrics**.




Gate-All-Around Structure (Samsung)



Gate-All-Around Structure (Intel)

37

- GAA is expected to implement for '3nm or 2nm' node for most foundry businesses, which should offer similar density to Intel's '5nm node'.



References

38

- ❑ Donald A. Neamen, Semiconductor Physics and Devices: Basic Principles, 4th ed., McGraw-Hill
- ❑ Prof. Jaeger, Auburn University
- ❑ Profs. W. Hu and JB Lee, UTD
- ❑ William D. Callister, Jr, Materials Science and Engineering, An Introduction, John Wiley & Sons, Inc, 7th edition.
- ❑ MIT open course material: IC Technology
- ❑ SEMATECH, C.D. Young, R. Jammy